Wikipedia
Espresso heuristic logic minimizer (en)
Logiksynthese
Logic Synthesis (en)
Karnaugh-Veitch-Diagramm
Verfahren nach Quine und McCluskey
Altera
Quartus II Support for SystemVerilog
SystemVerilog with the Quartus II Software (OHDL1125), 1 Hour Online Course